Abstract-This paper critically examines the leakage current reduction techniques for improving the performance of polycrystalline silicon (poly-Si) thin-film transistors (TFTs) used in active matrix liquid crystal displays. This is a first comprehensive study in literature on this topic. The review assesses important proposals to circumvent the leakage current problem in poly-Si TFTs and a short evaluation of strengths and weaknesses specific to each method is presented. Also, a new device structure called the triple-gate poly-Si TFT (TG-TFT) is discussed. The key idea in the operation of this device is to make the dominant conduction mechanism in the channel to be controlled by the accumulation charge density modulation by the gate and not by the gate-induced grain barrier lowering. Using two-dimensional and two-carrier device simulation, it is demonstrated that the TG-TFT exhibits a significantly diminished pseudosubthreshold conduction leading to several orders of magnitude reduction in the OFF-state leakage current when compared with a conventional poly-Si TFT. The reasons for the improved performance are explained.
I. INTRODUCTION

I
N RECENT years, polycrystalline silicon (poly-Si) thin-film transistors (TFTs) have drawn much attention because of their wide application in active matrix liquid crystal displays (AMLCDs) [1] , memory devices such as dynamic random access memories (DRAMs) [2] , static random access memories (SRAMs) [3] , [4] , erasable programmable read-only memories (EPROMs) [5] , electrically erasable programmable read-only memories (EEPROMs) [6] , linear image sensors [7] , thermal printer heads [8] , photodetector amplifier [9] , scanner, and neural networks [10] . Especially, the application of poly-Si TFTs in AMLCDs is the major reason to push the poly-Si TFTs technology rapidly. Due to the possibility of fabricating both nMOS and pMOS devices, thus enabling CMOS technology, and to the relatively large field-effect mobilities in both n-and p-channel devices compared with that of the amorphous silicon (a-Si), poly-Si TFTs can be used to incorporate the integrated peripheral driving circuitry and switching transistor in the same substrate for AMLCDs [11] . This will reduce the assembly complication and cost dramatically. Also, the dimension of poly-Si TFTs can be made smaller compared with that of a-Si TFTs for high-density, high-resolution AMLCDs [12] . In poly-Si TFTs, grain boundaries and intragranular defects exert a profound influence on device characteristics and degrade carrier transport. Device characteristics such as threshold voltage, subthreshold swing, leakage current, mobility, and transconductance will be poor compared with devices fabricated on single-crystal silicon.
One of the important problems of poly-Si TFTs is large OFF-state leakage current [13] . Several novel device structures have been reported in literature to circumvent the undesirable leakage current in poly-Si TFT devices. In spite of the importance associated with the leakage current reduction in poly-Si TFTs, there is no comprehensive review available to provide an understanding of the different leakage current reduction techniques. The aim of this work is to fulfill the above need. In this paper, in addition to reviewing important proposals, a new device structure called the triple-gate poly-Si TFT (TG-TFT) is discussed, and its efficacy in suppressing leakage current in poly-Si TFTs is highlighted using a two-dimensional (2-D) simulation.
II. POLY-Si TFT FABRICATION METHODS
The conventional silicon technology based on crystalline silicon wafers is incompatible with the large-area electronics because of the high processing temperatures and the limited size of the wafers. This was the reason for the development of new techniques that could permit the silicon to be obtained by deposition over large surfaces at low temperature. On the other hand, the dangling bonds in the grain boundaries in the poly-Si film serve as the trapping centers. Free carriers (either electrons or holes) are contributed to the conduction band or valence band by substitutional dopant atoms located within the grains, just as the single-crystal silicon. However, many of these free carriers are quickly trapped at low energy positions at the grain boundaries and consequently cannot contribute to conduction [14] , [15] . The trapped carrier will then deplete the charge nearby the grain boundaries. Because the traps located at the grain boundaries strongly influence the electrical properties of polySi and degrade the performance of the device, attempts have been made to modify or remove those grain boundaries. Traps are associated with the dangling bonds at the grain boundaries. Dangling bonds at a Si−SiO 2 interface are often passivated by terminating them with hydrogen atoms. Hydrogen can also passivate dangling bonds and other defects at grain boundaries [16] - [18] and reduce the number of active trapping states. As the number of trapped carriers decreases, the potential barrier associated with the grain boundary also decreases [2] .
Therefore, crystallization of a-Si is an excellent approach for making poly-Si films with large grain size and smooth surface. Various techniques have been used for crystallizing a-Si, such as solid-phase crystallization (SPC), laser-induced crystallization (LIC), and metal-induced crystallization (MIC). There are advantages and disadvantages for each technique.
The SPC technique is of the lowest cost and is the most commonly used method. In this approach, a conventional thermal annealing in vacuum or in a neutral ambient (in argon or nitrogen gas) ensures the crystallization of the poly-Si films at an optimum temperature close to 600
• C, which is suitable for fabrication of active matrix on low-cost glass substrates without mechanical deformation [19] . Most of the studies were focused on optimizing the deposition and crystallization conditions of poly-Si layers, leading to larger grains. In other words, the crystallinity of poly-Si can be improved by adjusting the deposition pressure, leading to an improvement of the electrical properties of the TFTs [20] , [21] . The advantages of SPC are high reproducibility, good roughness control, and uniformity [22] - [24] .
Excimer laser annealing (ELA) is a promising LIC technique for TFT poly-Si layers [25] - [27] , although it is a more expensive and a more difficult process to implement than the SPC process. In ELA, a highly energetic radiation achieves the melting of the upper part of poly-Si layer. The crystallization occurs by displacement of the melting front to the surface. The maximum temperature at the back interface of the polySi layer remains low enough to avoid any deformation of the glass substrate. In spite of a high surface roughness [28] , ELA poly-Si layers usually offer a higher degree of crystallinity [29] , [30] (a larger average grain size with a lower intragrain defect density) than can be achieved using SPC poly-Si layers. The LIC method is not suitable for large-area depositions due to the limited size of a conventional LIC beam. Therefore, a substrate typically requires several LIC scans; consequently, overlapping regions between different scans may cause device characteristics to vary depending on the scan patterns [29] . However, this technique can be used for low-temperature processes.
When some metals are added into a-Si, the crystallization temperature can be reduced below 600
• C [31] , [32] , and this phenomenon is known as MIC. However, the disadvantage of the MIC technique is that the crystallized Si films get contaminated with the metal. The solution to this problem is the metal-induced lateral crystallization (MILC) technique. For palladium, MILC was shown to extend into a metal-free lateral area over 100 µm, and the possibility of excluding metal contamination and obtaining large-grained poly-Si films was demonstrated [33] . Also, the first poly-Si TFTs formed and reported using MILC were made using Ni as the crystallization promoter [34] . The results exhibited good electrical characteristics for TFTs made using conventional SPC. Also, a reduction in the annealing time and temperature used for crystallization was achieved (i.e., 5 h at 500
• C for MILC when compared with 20 h at 600
• C in a typical SPC). Therefore, MILC offers a simple thermal process and is more compatible with glass substrates. Recently, a hybrid process is proposed by Murley et al. in which a-Si is first converted to poly-Si using MILC method with Ni and then improved using ELA [35] . This method is called laser MILC (L-MILC).
It is worth noting that several groups [36] - [38] have reported that the use of polycrystalline silicon-germanium (poly-Si 1−x Ge x ) instead of poly-Si would significantly reduce the thermal budget of device fabrication. However, these completed devices did not exhibit acceptable performance as compared with the poly-Si devices, thus preventing them from practical usage.
III. LEAKAGE CURRENT REDUCTION TECHNIQUES
Various leakage current mechanisms in poly-Si TFTs have been reported in literature. Space-charge-limited flow of holes from the source to the drain, thermal emission of carriers via grain boundary traps in the depletion region near the drain [39] , [40] , field-enhanced thermal emission in the depletion region [39] , parasitic bipolar effects [41] , impact ionization in the drain depletion region, band-band tunneling in the depletion region, and field emission via grain boundary traps [13] , [42] , [43] are examples of these mechanisms. Therefore, the leakage current of poly-Si TFT will decrease if we can control the above mechanisms. It is worth noting that two factors play a significant role in increasing the OFF-state leakage current in poly-Si TFTs. 1) The electric field due to the gate and drain voltages. When biasing the poly-Si TFTs in the OFF state with high source-drain voltages, high electric fields are formed near the drain, and several field-enhanced generation mechanisms control the leakage current.
2) The grain boundary trap density near the drain plays an important role. Poly-Si crystallization and hydrogen passivation are the two practical methods used to reduce the density of grain boundaries and, therefore, reduce the leakage current [16] . The most commonly proposed structures are based on decreasing the electric field due to the gate and drain voltages. In this section, we review and assess important proposals to circumvent the leakage current in polySi TFTs, and a short evaluation of strengths and weaknesses specific to each method is presented.
It is worth noting that the polarity between the source and the drain in a poly-Si TFT for AMLCD applications must be altered to reduce the dc stress of liquid crystal. Therefore, symmetrical poly-Si TFTs are required in AMLCD pixel control [44] . The asymmetric structures or misaligned processes may be responsible for the asymmetric electrical characteristics, such as threshold voltage shift and variation of the subthreshold slope.
A. Lightly Doped Drain (LDD) Structure
As mentioned above, an important approach for reducing leakage current is to decrease the electric field in the drain depletion region. This can be achieved using an LDD structure as shown in Fig. 1 [45] - [47] . In this structure, n − regions are introduced between the channel and the n + source-drain regions. These LDD or offset regions can reduce the electric field near the drain. Some leakage current models for LDD poly-Si have been proposed [48] . These models show that the drain leakage current of a poly-Si TFT depends strongly on the drain voltage and temperature and weakly on gate bias. Therefore, the reduction rate in the leakage current is dependent on the doping and length of the offset regions. In a TFT structure implanted with 5 × 10 13 cm −2 phosphorous ions in the 7-µm offset region length, the ON/OFF current ratio becomes more than one order of magnitude larger than that of a conventional TFT structure [45] .
B. Source Overlap and a Drain Offset Structure
It is clear that LDD structure suffers from ON-current reduction due to the series resistance of the offset regions. To overcome this problem, the TFTs with a source overlap and drain offset [49] - [51] have been proposed. Fig. 2 shows a crosssectional view of the bottom-gate poly-Si PMOS TFT with a source overlap and a drain offset structure. In this structure, the OFF current is low because of the reduced electric field in the drain region due to the application of the drain offset region. However, the ON current is enhanced due to the presence of the source overlap region. Nonetheless, with increasing source overlap length, the channel length will decrease, leading to a reduction in the channel punch-through breakdown voltage and gate breakdown voltage [49] . It is worth noting that the effect of parasitic capacitance from the source overlap should also be considered in the performance of this structure. Fig. 3 shows the fundamental structure of FID poly-Si TFT [52] in which the gate is divided to three sections: two subgates and a main gate. With the application of a voltage to the subgates, an inversion layer induced under the subgates. This inversion layer decreases the electric field at the drain junction. It is necessary to make a low-resistive inversion layer by Fig. 3 . Fundamental FID poly-Si TFT structure [52] . Fig. 4 . Schematic view of the p-n-p gate structure [53] .
C. Field-Induced-Drain (FID) Structure
applying a high voltage to the subgates. The high bias required for the subgates is one of the drawbacks of this method. We can reduce the subgate bias voltage using a thinner gate oxide or a higher dielectric constant material for the gate oxide. An ON/OFF current ratio of 10 7 was successfully obtained with the FID TFT [52] .
D. N-P-N Gate Structure
In this method, as shown in Fig. 4 , the gate of poly-Si TFT is composed of n-p-n junctions [53] . The main gate and the subgates are composed of the p + poly region. Also, the gate voltage is applied to the main gate, and the subgate is connected to the source. The key feature of this approach is that the vertical electric field between the drain and the gate reduces only the OFF-state leakage current without significantly affecting the ON-state current using the p-n junction between the source and the gate. In the OFF-state (V Source > V Drain ), the source voltage is applied to the n + gate through the forward-biased p-n junction. Therefore, the source voltage is isolated from the main gate due to the reverse-biased p-n junction between the n + gate and the p + main gate; thus, the source voltage prevents the increase of the vertical electric field between the drain and the gate. The leakage current of this structure is measured to be two orders of magnitude lower, whereas the ON current is almost identical to the conventional device. An important advantage of this structure is that it does not need an additional mask step. 
E. Floating Subgate Structure Using Photoresist Reflow
Inasmuch as the photoresist can act as a mask in ion implantation processes, some structures have been proposed for reducing the leakage current in poly-Si TFTs based on this idea [54] , [55] . Fig. 5 shows a schematic feature of the proposed poly-Si TFT by Park et al. [54] with a self-aligned offsetgate structure by employing a photoresist reflow process. This device exploits the gate patterns to define the offset region, so that no additional mask step is required while eliminating any misalignment problem. The gate structure contains a main gate and two subgates. The subgates work as the extended part of the gate oxide and are fabricated by the photoresist reflow process [54] . Also, the gate bias is not applied to the subgate, so that the poly-Si channel under the offset oxide acts as an offset region. No requirement of an additional offset mask and good symmetrical electrical characteristics are the advantages of this structure.
F. Offset Gate Structure With Four-Layer Gate
Another offset gate structure is shown in Fig. 6 [56] . As can be seen from the figure, the four layers of the gate structure (gate poly-Si, gate oxide, upper poly-Si, and buffer oxide) are used for making the offset regions. Compared with the conventional nonoffset device, the leakage current decreases due to the reduction of the electric field in the drain depletion region. Some significant merits of this method are that the structure does not need an additional mask, and a very thin film transistor device may be fabricated because the contact overetch problem may be prevented.
G. Air Cavity Structure
Applications of low dielectric constant materials such as air have been reported in very large scale integration (VLSI) technology [57] . Low dielectric constant materials are also used to reduce the interconnection capacitance and electric field. Based on the above idea, a poly-Si TFT structure with air cavities at the gate oxide edges has been proposed [58] . Fig. 7(a) shows an air cavity TFT structure. Due to the low dielectric constant of air (ε r = 1), the lateral and vertical electric fields are simultaneously decreased. It worth noting that an air cavity functions like a thick silicon dioxide (ε r = 3.9) film with 3.9 times of the air cavity height as shown in Fig. 7(b) . Therefore, the poly-Si region under the air cavity can be considered as an offset region, and the gate edge over the air cavity serves as a field plate connected with the gate; thus, the proposed structure operates as an FID poly-Si TFT discussed in Section III-C.
H. High-k Spacer Offset-Gate Structure
The schematic view of the self-aligned offset-gate poly-Si TFT with oxide, nitride, or high spacers [59] is shown in Fig. 8 . This structure is proposed to reduce the OFF-state leakage current and increase the ON-state current. In the OFF state, the lateral electric field is reduced due to the offset region between the drain and the gate. In the ON-state, due to the gate-fringing field coupled through the high-k spacer, a high vertical electric field is induced in the offset region underneath the spacer. Therefore, the electron density will increase, leading to an inversion layer formation underneath the high-k spacer. As a result, the series resistance of the offset region decreases. Table I shows the difference between the characteristics of different high-k materials with the conventional poly-Si TFT (C-TFT). As can be seen from Table I, the leakage current for the devices with different spacer materials is almost the same due to the similar offset length used. However, the ON/OFF ratio of the high-k spacer is higher than the conventional (non-LDD) poly-Si TFT due to the induced inversion layer underneath the high-k spacer. Also, the experimental results show that the ONstate current at HfO 2 spacer offset-gate poly-Si TFT is about two times higher than that of the conventional oxide spacer TFT with the same leakage current [59] . The above device is more suitable for channel scaled-down system-on-panel applications.
I. Vertical Bottom-Gate Structure
The channel length of vertical TFTs (VTFTs) is determined by the thicknesses of SiO 2 or poly-Si films instead of the photolithographic limitations [60] , [61] . Therefore, the VTFTs are suitable for high-density integration. Fig. 9 shows a VTFT structure having an inherent offset drain structure [62] . The device has two vertical channels with the source at the top and the offset drains at the two sides of the isolation oxide. The channel length of this device was determined by the thickness of the bottom-gate poly-Si gate, and the length of the offset region was determined by the etching of the isolation oxide. Using a vertical structure, deep-submicrometer channel lengths can be obtained even on large-area wafers without having to face the photolithographic system limitations. Also, this structure does not need any additional lithography step. The leakage current of the above TFT, however, should be reduced below 1 pA/µm using an optimized doping profile produced by a source-drain implantation for this technology to be viable.
J. Gate-Overlapped LDD (GOLDD) Structure
As mentioned previously, the LDD or offset regions might degrade the device driving capability due to the large series resistance existing in these regions. To reduce the electric field at the drain without appreciable series resistance effects, the GOLDD structure has been proposed [63] - [65] , as shown in Fig. 10 . It can be seen from the figure that n − region is added to Fig. 10 . Schematic of the GOLDD structure [63] . Fig. 11 . Cross-sectional view of a poly-Si TFT with an a-Si:H buffer [68] .
the structure. However, the GOLDD approach suffers inherent parasitic capacitance due to the large gate-LDD overlap.
K. a-Si Buffer Structure
The conventional LDD and offset poly-Si TFTs need additional mask steps to form the offset region. Also, the formation of the lightly doped n − region at the LDD structure complicates processing and increases the production cost. To solve these problems, a poly-Si TFT structure with a thin layer of hydrogenated amorphous silicon (a-Si:H) was proposed, as shown in Fig. 11 [66]- [68] . As can be seen from the figure, a very thin a-Si:H film (or buffer) was introduced to reduce the leakage current of the poly-Si TFT. This structure is fabricated with a SiN x gate insulator [69] and Ni-silicide source-drain contacts [70] . The effect of a-Si:H buffer can be explained using the band diagram shown in Fig. 12 for the poly-Si TFT with an a-Si:H buffer. The main idea for the reduction of the leakage current in this approach is due to the greater band gap of the a-Si:H. The band gaps of a-Si:H and poly-Si are 1.9 and 1.1 eV, respectively. Three current paths (i.e., A, B, and C) are shown in Fig. 12 . The current along path C is due to the electron field emission for the SiN x /poly-Si TFT that can be suppressed by the presence of a thin and large band gap of the a-Si:H buffer. A and B paths show the thermionic field emission in the a-Si:H and poly-Si regions. It is worth noting that the leakage current of an a-Si:H TFT [71] is much smaller than that of a poly-Si. In other words, current "A" is much smaller than current "C." Therefore, the leakage current of the poly-Si TFT with a very thin a-Si:H buffer is smaller than that of the C-TFT.
IV. MODIFIED CHANNEL CONDUCTION MECHANISM
In AMLCD applications, circuit speed is often limited by the relatively low effective carrier mobility in the poly-Si channel. However, for high-speed applications, short-channel poly-Si TFTs are desired because the propagation delay is approximately proportional to the square of the channel length.
The transfer characteristic of the conventional silicon-oninsulator (C-SOI) MOSFET has a steep subthreshold slope, and the dominant conduction mechanism is due to the inversion charge density modulation by the gate (ICMG) [72] . On the other hand, there are two conduction regions in the transfer characteristic of a poly-Si TFT, as shown in Fig. 13 , known as subthreshold region and pseudosubthreshold region, and the transition from the pseudosubthreshold to the turn-on region is much more gradual [73] , [74] . The dominant conduction mechanism of a poly-Si TFT is due to the gate-induced grain barrier lowering (GIGBL). To realize a diminished pseudosubthreshold conduction in the operation of a poly-Si TFT, we have proposed a new structure known as TG-TFT [75] . The key idea behind this approach is to modify the channel potential, so that the channel conduction is controlled by the accumulation (like inversion in SOI MOSFET) charge density modulation by the gate (ACMG) and not by GIGBL. By converting the dominant conduction mechanism in a poly-Si TFT from GIGBL to ACMG, due to steep subthreshold slope in the ACMG mechanism, the leakage current of the device is expected to reduce. As can be seen from Fig. 14 , the front gate of TG-TFT structure consists of two p + -poly side gates and the n + -poly main gate. We have considered one grain boundary in the channel of the poly-Si TFT [76] - [78] for proving the validity of our approach. It is worth noting that it is possible to create devices where only a single or small number of discrete grain boundaries exist in the channel of the polySi TFT using modern MILC or ELA methods to control the grain growth [76] , [77] . The simulation (structure) parameters are given in Table II , and the side and main gate lengths are considered equal.
A typical MEDICI [79] simulated 2-D conduction band potential distribution for the C-TFT for the drain-to-source voltage V DS = 10 and 1 V is shown in Fig. 15 . It can be seen that a potential barrier (central barrier) is formed at the GB because the carriers are immobilized by the traps due to the strain and the dangling bonds located at the grain boundary [14] , [15] . Therefore, the dominant conduction mechanism of the C-TFT is determined by GIGBL. However, in the proposed TG-TFT due to its TG structure, in addition to the central barrier, two extra barriers (side barriers) are created in the side gate regions due to the work-function difference between the side gate and the main gate as shown in Fig. 16 for (a) V GS = 0 V and V DS = 10 mV and (b) V GS = 0 V and V DS = 1 V. The side and central barriers not only differ in their height but also in their shape. Inasmuch as the central barrier does not play any significant role in the presence of the side barriers, the dominant conduction mechanism of the TG-TFT should now be controlled by the side barriers. In that case, we should have a steep subthreshold slope in the transfer characteristic of the device just as is observed in a typical single-crystal SOI MOSFET. With increasing gate voltage, the height of the side barrier will decrease, and at some critical gate voltage (V CGS ), the side barrier height will become equal to the central barrier height as shown in Fig. 17 for (a) V DS = 10 mV and Fig. 17(b) ] when the drain voltage is increased from 10 mV to 1 V. After this critical gate voltage (V CGS ) condition is reached, the channel conduction mechanism will be determined by GIGBL.
In Fig. 18 , the transfer characteristics of the TG-TFT are compared with that of the C-TFT and the single-crystal SOI MOSFET for (a) V DS = 10 mV and (b) V DS = 1 V. We notice from this figure that as speculated above, for all gate voltages less than the critical gate voltage V CGS (i.e., 0.52 V when V DS = 10 mV and 0.75 V when V DS = 1 V), the subthreshold slope of the TG-TFT is very steep similar to that commonly observed in SOI MOSFETs. For gate voltages greater than V CGS , the transfer characteristic of the TG-TFT matches with that of the C-TFT because now the height of the central barrier is larger than that of the side barriers. Therefore, it is clear that because of the steep subthreshold slope, the TG-TFT will have several orders of magnitude lesser OFF-state leakage current when compared with the C-TFT. This has become possible by nullifying the effect of the central barrier associated with the grain boundary on the channel conduction mechanism, so that the pseudosubthreshold region is almost eliminated.
The value of the critical gate voltage V CGS is very important in controlling the pseudosubthreshold region and hence the reduction in the OFF-state leakage current. An important parameter that determines the value of V CGS is the work function of the side gate (ϕ Msg ). Fig. 19 shows the transfer characteristic of the TG-TFT for different work functions of the side gate region. It can be seen from the figure that as the work function of the side gate decreases, the critical gate voltage V CGS will reduce, forcing the behavior of the TG-TFT to approach that of the C-TFT. In addition to the shift in the critical voltage, the ON current of the TG-TFT will also reduce. This is because if the work function of the side gate decreases for a given work function of the main gate, the height of the side barriers will also decrease. Therefore, it is very important to choose appropriate work function for the side gate for a given main gate work function (ϕ Mmg ).
V. CONCLUSION
In Sections II and III, the fabrication methods and leakage current reduction techniques in poly-Si TFTs have been analyzed, and recent attempts to alleviate the leakage current problems have been reviewed. Specific strengths and weaknesses of the different approaches have been discussed. LDD or offset structure is a popular way; however, it degrades the device driving capability due to the large series resistance existing in the offset regions. The GOLDD structure can solve the series resistance problem of the offset structure; however, it suffers inherent parasitic capacitance due to the large gate-LDD overlap. TG-TFTs promise a significant suppression of the leakage current in the channel. The efficacy of the TG structure in suppressing leakage current is assessed using a 2-D simulation. Simulation studies demonstrate a diminished pseudosubthreshold region and a huge leakage current reduction in a TG-TFT structure. It is worth noting that the gate of the TG-TFT structure can be fabricated using the same experimental procedure as reported for electrically shallow junction MOSFET (EJ-MOSFET) in [81] - [83] , and this concept of modified channel conduction mechanism can be used even for asymmetrical double-gate poly-Si TFTs [84] .
